I registered for the first RISC-V Workshop and Bootcamp that is being put together by the ASPIRE lab at UC-Berkeley.
If I have been quiet on the blog, it is because I have been exploring the RISC-V architecture and the Chisel hardware construction language.
I agreed to present a poster. Stay tuned :)
Post a Comment