Thursday, September 6, 2018

Register a bundle in Chisel3

A quick update to a previous post that I made:  Here is how I now create a register (sequential storage element) of a bundle in Chisel3.  The benefit is the elimination of the previously-necessary wire declaration.

val pageReg: Page = RegInit({
  val page = Wire(new Page())